Ads
-
Related paper
- A Novel Low Power Pulsed Latch with Increased Reliability
- REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE?
- An Efficient Power Saving Latch Based Flip-Flop Design for Low Power Applications
- Low Power and Low Voltage Double Tail Dynamic Latch Comparator using 180nm Technology
- A NOVEL APPROACH FOR POWER OPTIMIZATION IN SEQUENTIAL CIRCUITS USING LATCH BASED CLOCK GATING
- Design of Low Power High Speed D-Latch Using Stacked Inverter and Sleep Transistor at 32nm CMOS Technology
- Design and Evaluation of Pulse Triggered Flip-Flop Based on Split Output TSPC Latch for Low Power High Performance Digital Circuit
- Increased reliability of geodynamic control system through the use of new techniques for measuring and monitoring
- APPLICATION OF ENERGY-SAVING TECHNOLOGIES IN THE CREATION OF RELOADING COMPLEXES OF THE INCREASED OPERATIONAL RELIABILITY
- RELIABILITY AWARE MECHANISM TO ENSURE INCREASED FAULT TOLERANCE USING TEMPERATURE DRIVEN THROTTLE LOAD BALANCER