Ads
-
Related paper
- Ternary Logic Gates and Ternary SRAM Cell Implementation in VLSI
- Implementation of Low Power Ternary Logic Gates using CMOS Technology
- Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic
- Performance Evaluation of CNTFET Based Ternary Basic Gates and Half Adder
- Theory of PO-Ternary Ideals in PO-Ternary Semiring
- ON RIGHT TERNARY -IDEALS OF TERNARY Γ-SEMIRING
- Implementation of Logic Gates using the Dual Mode Logic and their Applications
- A Low Power CMOS 8T SRAM Cell for High Speed VLSI Design Using Transmission Gate Mode
- Comparison of Conventional 6T SRAM cell and FinFET based 6T SRAM Cell Parameters at 45nm Technology
- Implementation of Reversible Sequential Circuits Using Conservative Logic Gates