Ads
-
Related paper
- RECONFIGURABLE SINGLE PRECISION FLOATING POINT MULTIPLIER USING REVERSIBLE LOGIC
- RECONFIGURABLE SINGLE PRECISION FLOATING POINT MULTIPLIER USING REVERSIBLE LOGIC
- DESIGN OF 32 BIT SINGLE PRECISION FLOATING POINT MULTIPLIER USINGVEDIC MATHEMATICS
- Implementation of Dual-Precision Floating Point Multiplier on FPGA
- BIST Architecture and Implementation of 64-Bit Double Precision Floating Point Multiplier Using VHDL
- Processor Design Using 32 Bit Single Precision Floating Point Unit
- Design of Modified Booth Multiplier using Reversible gate logic for Radix-8
- High Speed, Low Power Vedic Multiplier Using Reversible Logic Gate
- IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VHDL
- A NOVEL DESIGN OF REVERSIBLE FLOATING POINT ADDER ARCHITECTURE?