Ads
-
Related conference
- LOW POWER BARREL SHIFTER DESIGN USING COMPLEMENTARY AND PSEUDO NMOS LOGIC
- Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic
- VLSI Design of Low Power Reversible 8-bit Barrel Shifter
- Review Paper on Area Efficient Vedic Multiplier using Barrel Shifter
- Review Paper on Area Efficient Vedic Multiplier using Barrel Shifter
- Design of CMOS Current Comparator FVF with VF Level Shifter using for Low Power Applications
- Design of Arithmetic Logic Unit Using Complementary Metal Oxide Semiconductor Galois Field
- A LOW POWER BASED ASYNCHRONOUS CIRCUIT DESIGN USING POWER GATED LOGIC
- A Power Efficient Design of Reversible RAM Using Pseudo Reed-Muller Expression
- A Novel Design of Low Power 4:2 Compressor using Adiabatic Logic
