Ads
    Related paper
  1. Leakage Power Minimization in ST-SRAM Cell Using Adaptive Reverse Body Bias Technique
  2. PERFORMANCE OF LEAKAGE POWER MINIMIZATION TECHNIQUE FOR CMOS VLSI TECHNOLOGY
  3. Minimization of Leakage Current of 6T SRAM using Optimal Technology
  4. Design of Low Power 10T SRAM Cell with MTCMOS Technique
  5. Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
  6. LEAKAGE POWER REDUCTION IN DEEP SUB MICRON SRAM DESIGN - A REVIEW
  7. Comparison of Conventional 6T SRAM cell and FinFET based 6T SRAM Cell Parameters at 45nm Technology
  8. Low Power 1 bit Adiabatic SRAM Cell Design
  9. Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
  10. Asymmetric SRAM Memory Cell for Power Reduction