Ads
-
Related paper
- Design and Implementation of Ternary Bidirectional Barrel Shifter Using Multi-Valued Reversible Logic
- VLSI Design of Low Power Reversible 8-bit Barrel Shifter
- LOW POWER BARREL SHIFTER DESIGN USING COMPLEMENTARY AND PSEUDO NMOS LOGIC
- Ternary Logic Gates and Ternary SRAM Cell Implementation in VLSI
- A Design and Implementation of Reversible Logic Based Combinational Circuit with low Quantum Cost
- Review Paper on Area Efficient Vedic Multiplier using Barrel Shifter
- Review Paper on Area Efficient Vedic Multiplier using Barrel Shifter
- A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI
- Implementation of Low Power Ternary Logic Gates using CMOS Technology
- Low Power 8 Bit quantum ALU Implementation Using Reversible Logic Structure