Ads
    Related paper
  1. LEAKAGE POWER REDUCTION IN DEEP SUB MICRON SRAM DESIGN - A REVIEW
  2. Analysis of Design of Schmitt Trigger Based SRAM Cell Using a Novel Power Reduction Technique
  3. Leakage Power Minimization in ST-SRAM Cell Using Adaptive Reverse Body Bias Technique
  4. Leakage Power Reduction in CMOS XOR Full Adder Using Power Gating With GDI Technique
  5. Asymmetric SRAM Memory Cell for Power Reduction
  6. Leakage Power Reduction in 5-Bit Full Adder using Keeper&Footer Transistor
  7. Low Power 1 bit Adiabatic SRAM Cell Design
  8. Design of Low Power 10T SRAM Cell with MTCMOS Technique
  9. Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
  10. DESIGN OF LOW POWER AND DELAY SRAM MEMORY FOR SMART VEHICLES